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Abstract. The single-chip design of a 20MHz IBM-3270 
coax protocol handler in a conventional 3 tam CMOS 
process-technology is discussed. The harmonious combi- 
nation of CMOS circuit tricks and high-level design disci- 
plines allows the 50k transistor design to be compiled and 
optimized into a 35 ram**2 chip in 4 manweeks. The de- 
sign methodology stresses the application of high-level sili- 
con constructs and built-in testability. 
Keywords. ASIC, logic-enhanced memory, VLSI design, 
microarchitecture, built-in testability. 
0. Introduction 
The IBM-3270 protocol relates to the exchange of control 
& data messages between an IBM computer and a collec- 
tion of intelligent peripherals over a serial coaxline (see 
Fig. l). The protocol is constantly being adapted, as more 
and more intelligent peripherals become available. Non- 
1BM equipment can therefore only be connected through 
a protocol handler, which can easily be altered. In the 
past this has been realised by means of a general-purpose 
microprocessor in combination with either a gate-array or 
PLD's. Recently the DP8344 offered a programmable 
l -chip solution based on an extended general-purpose 
microprocessor a chitecture. This paper discusses an alter- 
native to optimize the throughput. 
Fig. 1 Typical configuration 
using the IBM-3270 protocol 
* Current address: 
lnstitut ffir Mikroelektronik Stuttgart, 
Allmandring 30a, 7000 Stuttgart 80 (B.R.D.) 
It is generally acknowledged, that full-custom design pro- 
vides for an optimal design, yet at the expense of design 
time. Standard-cell could provide a compromise, but 
often lacks sufficient sophistication to benefit fully from 
the design structure. This can be improved by introducing 
standard structures above the gate level. In the paper the 
function cell will be introduced. As shown, this allows to 
retain the design structure, while reaching a speed of de- 
sign similar to full-custom. 
In the first paragraph the system architecture will be out- 
lined. Then the function cell is introduced and it is shown 
how a system specification i the C-programming language 
corresponds to a collection of function cells. Ensuing it 
will be discussed how testability can be accommodated 
for. In conclusion the overall design process will be dis- 
cussed. 
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Fig.2 Protocol handler based on the LSID904 
1. System architecture 
The IBM-3270 protocol handler interfaces between a 
coaxline network and the custom application. The appli- 
cation needs a screen memory, where the symbols to be 
printed/imaged are written together with attribute and font 
info. Part of this information is pre-stored such as charac- 
ter fonts; part of it is constantly changing. Furthermore 
the application is microprocessor based to serve the actual 
peripheral. The connection to the LSID904 screen mem- 
ory must be claimed from and granted by the LSID904. 
Response time depends on the priority of the command 
currently executed by the protocol handier. 
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Figure 2 shows, that the LSID904 acts as an intelligent 
arbiter between several datastreams. Additionally control 
messages are exchanged between the parts of the system. 
Control messages are prioriterized. 
The functionality of the protocol handler can therefore be 
listed as: 
- traffic arbiter & switch 
- protocol conversion 
- memory management 
From this, a functional diagram can be derived as shown 
in figure 3. On the r ight-hand side the coax handler is 
located, which provides the physical and datal ink layer for 
reading/writing IBM-format coax messages. On the left- 
hand side the physical ayer for management of the local 
memory is located. It provides programmable schemes for 
address translation. A next item is the programmable and 
prioritized control store, which translates control messages 
in IBM format into a set of nano instructions according to 
the functionality of the protocol handling innerpart. Fur- 
thermore it provides a first level of datastream arbitration. 
Internally hardware is provided for virtual memory ad- 
dressing, base & extended base data handling, interrupt & 
watchdog handling, poll & status bookkeeping and arbi- 
trary width data manipulation. 
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Fig.3 Functional diagram of the LS1D904 
The coaxline carries 12 bits messages. The embedded 
8-bits words are retrieved and sent to the sequencer for 
controlwords or to register locations designated by the 
controlstore for datawords. IBM-format controlwords are 
translated into one or more internal commands. For the 
internal transfer of information, 3 busses are present: 
- a 3-wire timing bus for system timing 
- an 8-wire control bus for addressing internal storage 
location and for specifying a internal command 
- an 8-wire databus for carrying data & external mem- 
ory address information. 
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Fig.4 Internal timing diagram 
(For asynchronous message transfer, 
the time periods can be arbitrarily enlarged) 
The internal system timing is based on 4 cycles. First a 
source of data is identified. Then a destination for data is 
identified. Ensuing the transfer of information on the in- 
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ternaI busses is accomplished and finally some internal 
bookkeeping is performed, while the next internal com- 
mand is interpreted. In case the screen memory is destina- 
tion the first 2 cycles are interchanged to reduce the 
chance on memory wait states. 
2.  Funct ion  ce l l  
The archetype of the function cell is Clark's macromodule 
[C167]. In a network such modules pass activity in the 
order, in which they are wired. In the Register Transfer 
Modules [BeEg72] of Bell a distinction is made between 
processing modules and evoke modules. The evoke mod- 
ules are cabled in the triggering order and each of them in 
turn activitates one or more processing modules. Such 
concepts clearly resemble the modules in current local 
area networks and have received attention in the realm of 
VLSI where integration stepped over the limits of 
isochronity. A fore-runner of the function cell, as treated 
in this paper, appeared in [SpDu84]. 
A function is the hardware equivalent of the software no- 
tion "function". It is composed of (a) a timing control 
part, where the cell is (de)activated, (b) a function control 
part, where the control messages are decoded and (c) a 
data part, where the actual computations are performed. 
These three parts are similar to the header, case and body 
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of the software function. In figure 5 an example is de- 
picted. Note that the function cell concept is based on the 
observation, that the structural denotations "controlpath" 
and "datapath" relate to the use of the logic. For exam- 
ple, the controlpart holds the command decoder as 
datapath. As a result the function cell operates best for 
systems with distributed control. 
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Fig.5 Composition of the "function cell" 
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Another way to look at the function cell is by its floorplan 
(Fig.6). It is largely based on the orthogonality of the 3 
layers. The timing bus is fed to the start macro, which 
takes part of the control information to see whether the 
hardwired address of the cell is identical to the address in 
the controlword. If this is the case, the command is 
fetched from the controlbus and decoded. Once the com- 
mand is decoded, the 1/O latches of the datapart are 
opened and data is transfered between function cells. 
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Fig.6 Template of a function cell 
In the LSID904 16 function cells of 8 different types are 
accommodated for. Complexity varies from an address 
counter together with 4 boundary registers/comparators t  
a straightforward 8 register scratchpad. Furthermore func- 
tion cells are added to the physical ayers and the control 
sequencer to provide a uniform handling of data and con- 
trol throughout the system. 
The target technology is a 3 tam CMOS process with sin- 
gle-layer metal. From the orthogonality of data-  and 
controlpart i follows, that the controllines will run for sev- 
eral mill imeter in polysilicon. This leads to not acceptable 
transfer delays. A special cell has been developed to re- 
fresh the control signal at regular intervals (Fig.7). The 
driver D1 is dimensioned large enough to draw the line 
low. However if the line is to carry a logic ' 1', it will slowly 
start loading the line. Once this signal level passes the 
threshold of the feedback inverter, the other Pmost P1 will 
become conducting providing a very fast signal edge. Al- 
though the inertial switching delay is thus enlarged, the 
overall propagation delay is reduced. In our case, placing 
a repeater every 1.2 mm brings for the largest function cell 
the access time down from 178 nsec to a comfortable 38 
nsec. 
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Fig.7 Repeater cell for long polysilicon lines 
The function cell template can be characterized as a 
logic-enhanced memory. By large all the cells abut as in a 
memory; at the crosspoints not only memory devices but 
also combinatorial logic is present. The logic design is 
therefore largely dominated by a pitch problem: as a re- 
suit, assuming the size of the datapart components to be 
fixed, the shape and the complexity of the function con- 
trol cells is bounded. 
Several variations on the above template are in existence, 
such  as :  
- backfire configuration. Here the (primary) function 
control not only activates the information transfer but 
also a secondary function control. This latter control 
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structure allows for a degree of post activity, for in- 
stance for refreshing register contents. 
- twin cnnfi_~uration. Here both the datapart  and the 
function control part  are doubled. The total then cor- 
responds to one funct ion cell but with two addresses. 
This largely circumvents the function control pitch 
problem. 
- bi- face confi_mJratinn. Here the timing, pr imary and 
secondary function control  macros are doubled. This 
corresponds to one function cell with post-activity and 
two addresses. 
From the template of the function cell, it is clear that a 
direct cor repondence can be maintained between the C-  
language description of the macro composition, if one 
takes care to structure the program in the same manner  as 
it is envisaged to assemble the macros. 
3.  Phys ica l  in ter faces  
The memory management  unit largely consists of a set of 
offset registers, of which the content will be merged with 
the content of the current  address counter.  Only a small 
timing control ler is required. 
The coax unit is much more complicated. On the receiving 
side a Manchester - I f  coded serial datastream has to be 
decoded,  simultaneously checking for parity, and will be 
parallelly distributed dependent  on the content of the 
message. On the transmitting side a parallel word has to be 
serialised, parity has to be added and the result has to be 
shifted out serially. In the Manchester - I I  code data items 
require also mid-transit ions.  Hence to maintain the re- 
quired accuracy in sampling, the datarate is 1/16 of the 
system clockrate. Especially the error  handling makes the 
specification complicated. 
In order to contain the design complexity and ease the 
specification of internal parallellism, the coax unit is de- 
scribed by means of hierarchical state diagrams. This is 
similar to t imed Petri nets. An illustration of the use of 
h ierarchy in state diagrams is shown in figure 8. At the 
root of the hierarchy lies a state diagram where the transi- 
tion conditions relate directly to the state of the underlying 
diagrams. Each state is detai led by such lower level dia- 
grams. This approach  not only supports a step-by-step de- 
velopment, but also allows for parallellism as more than 
one state diagram may be activated from the higher level. 
The hierarchical  specification is part it ioned and the layout 
can be based on the assembly of parts of comparable size. 
This circumvents the granularity problem, that often gives 
a standard-cel l  ayout an indented outlook [YoNa86].  In 
the coax unit, the transition condit ions often comprise of 
many variables. This not only gives rise to a routing prob- 
lem, but also to a delay penalty because of the increased 
rese  
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of the coax transmitter function 
wiring length. For  this reason the implementat ion is based 
on state cells [SpSm85],  which separates transition logic 
from sequencing logic. Combined with hierarchical state 
diagrams, this made it possible to keep the wires relatively 
short. 
Within the LSID904 the physical layers are directly cou- 
pled to function cells, where the datal ink layer is imple- 
mented. Internally the physical ayers can therefore be ad- 
dressed as mere function cells. This separat ion of tasks, 
which is characterist ic for the funct ion cell concept,  made 
it feasible to design all cells independent  of one another.  
4. Testabi l i ty  
The main testing problem during the design of the 
LSID904 was with respect o the function cells. The first 
requirement for operat ion of a function cell is, that it can 
be activated. To this purpose the function cells are ad- 
dressed one after another  and the result is read back over 
the datalines. In the next step the function control & data 
I/O latches are scanned.  Subsequently the function con- 
trol is tested by feeding the results back over the datalines. 
Finally the actual macro test of the datapart  can be per- 
formed. The above list shows, that for a large part the 
function cells can be tested in a similar manner .  Such a 
universal test (i.e. a test without taking the actual func- 
tionality into account)  opens opportunit ies to add a BIST 
processor of acceptable complexity. Even the individual 
macro tests can be split into a universal test, evaluating the 
L. Spaanenburg / Design of a l-Chip IBM-3270 Protocol Handler 193 
memory locations, and  a specific test, evaluating the com- 
binational ogic. The requirements for such a BIST proc- 
essor can  be listed as: 
- do-whi le construct  o enable the subsequent  address- 
ing of funct ion cells; 
- condit ional  branches to break the test of a function 
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Fig.9 Implementationof a simple function cell. 
cell, once a fault has been detected;  
- subrmltine facility to build a macro  test f rom a collec- 
t ion of smaller tests. 
For  the present design, the BIST processor is not included 
and testvectors are externally appl ied. 
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5. System design 
The specif ication of the IBM-3270 protocol  is not only in 
constant  revision, but  is also not a imed to serve as a design 
document .  So the first step in the design of the new system 
was to bring the global architecture in a better shape. First 
the specif ication is coded in a C -program,  to allow for 
simulation. Two programs have been developed: 
- LSIcass which takes a symbolic descript ion of the coax 
and local commands  to assemble a sorted list of com- 
mands as well as the coding tables for the chip. The 
input format supports macro  definitions like: 
staw(patt) 
( 
while (sta != patt); 
while ( in ter rupt~end ing)  ; 
} 
wherein status is read till the pattern has occurred and 
the processor has handled the associated interrupt. 
This example also shows, that the keywords of the lan- 
guage are based on the IBM assembler with addit ion- 
ally some denotat ions for the communicat ion with the 
processor. 
- L~qlrtm which takes the waveforms to stimulate the 
chip model.  Output  is a sorted list of waveform descrip- 
tion, which can be printed or translated by conven- 
tional CAD into a waveform plot. The run documenta-  
tion is very verbose, showing exactly the content of the 
register locations inside the addressed function cells. 
For  example: 
***Nano-Command:  Type 0 at Address 16 
S -Command:  Address 13, Instruction 7 
D-command:  Address 12, Instruction 1 
S-phase:  
ADDRESS blok contains: 
BR0:000000000000 
BRI: 000000000000 
BR2:000000000000 
BR3:000000000000 
AC:000001010000 
with TRIG=0 UP=0 IFS I=I  IFS0=I 
EOS3=0 EOS2=0 EOSI=0 EOS0=0 
D-phase:  
ADDRESS blok contains: 
BR0:000000000000 
BRI: 000000000000 
BR2:0000111111 I 1 
BR3:000111111111 
AC:000001010000 
with TRIG=0 UP=I IFS I=I  IFS0=I 
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EOS3=0 EOS2=0 EOSI=I  EOS0=I 
Transfer: 
D-bus: 0 0 0 0 0 1 0 1 0 0 0 0 
A-bus: f f f f f f f f f f  f f 
Bookkeeping: 
CCR0:1  1 0 1 0 1 0 0 
CCRI: 0 0 0 0 0 0 1 0 
Command Prioriry 1 
Transmitter: empty 
Receiver: full 
Next: 0 0 0 0 1 1 1 1 
To limit the time to print simulation results, 4 levels of 
verbosity can be set. 
In this design phase, use has been made of a charting 
technique, that is usually applied to develop large software 
systems: SADT [So81]. The construction of the model 
took 1.5 manyears. The reason for this long period was 
not the lack of CAD tools, but rather that by stimulating 
the model the understanding of the system improved, 
which gave rise to a number of additions and alterations. 
As simulating the entire sytem over and over again was 
very t ime-consuming (the documenting output of the 
simulator was very elaborate and could therefore lead to 
long print times), the design was first evaluated per func- 
tion cell. Here the concept of function cell was again very 
usable, as their interface to the outerworld is very strict 
defined. 
Once the model was finalised, the use of classical CAD in 
an integrated environment proved to be non-satisfactory, 
as the abutment-or iented style of design was not well sup- 
ported. So a dedicated function cell composer was con- 
structed from the primitive tools outof a toolbox [Sp87]. 
This not only made it feasible to construct he physical 
layout in a matter of weeks, but also reduced changing 
over to a different process technology to a mere re-design 
of 56 small leafcells. 
6. Discussion 
According to Adshead, VLSI stands for "Very Large Slips 
Imminent" tAd87]. The project reported here makes no 
exception. The time required for pre-engineering (i.e. 
creating a detailed specification of a system, that can be 
integrated) exceeded the time set at the beginning consid- 
erably. However in looking back, one may conclude that 
things could have been worse, if not function cells had 
been used. The function cells allowed a partition, wherein 
the system components were independent of one another 
with respect o time, energy and area consumption. Fur- 
thermore function cells allowed to apply a universal test 
combined with independently developed specific tests. It is 
anticipated, that an on-chip BIST processor might be fea- 
sible. 
The LSIDg04 is fully programmable, yet shows all the 
benefits of dedicated hardware. For instance the Poll Re- 
sponse takes a single internal cycle, which stays well within 
the IBM- imposed limit of 5 gsec. The DP8344 on the 
other hand, which is based on a stored-program icro- 
processor with dedicated on-chip peripheral circuitry, will 
distinctly exceed this limit. Furthermore due to the built- 
in locality of the function cells, the design will not only 
benefit directly from migrating to a process technology 
with smaller detail, but it is also feasible to do so without 
changing the implementation. 
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